

Tatami: Dynamic CGRA Reconfiguration for Multi-Core General Purpose Processing Jinho Lee and Trevor E. Carlson School of Computing National University of Singapore

Overview

In accelerating dynamic **multi-core systems** with Coarse Grained Reconfigurable Arrays (CGRAs), offloading and mapping multiple kernels to a CGRA at run time can help to achieve higher performance. In this work, we introduce a novel CGRA programming methodology to **configure the CGRA at run time** in a multi-core system to exploit opportunities for acceleration.

Introduction

- Embedded systems are seeing increased computation demands.
- Multi-core CPUs can help to achieve energy-efficient performance.
 CGRAs provide reconfigurability with a much larger potential throughput and energy efficiency.

Methodology

The goal of this work is to accommodate long CGRA compilation times with upfront analysis and and low-impact kernel restrictions. Specifically, the timeconsuming CGRA compilation is evaluated upfront and the light-weight, highperformance optimizer generates floorplans to maximize throughput.

1: A full-width Tatami block



- Limitations of traditional CGRAs
 - Typically paired to a single processor.
 - Can have a long compilation time (seconds to hours).



- Our approach: Tatami a flexible methodology for near-optimal floorplanning
 - Upfront Processing: Tatami blocks in multiple sizes.
 - Run time Processing: Floorplanning by composing Tatami blocks.

(2): Memory access on the left (3): Memory access on the right Eigure 2. Target CCP A grabitature with $64.(8\times8)$ Processing

Figure 2. Target CGRA architecture with 64 (8×8) Processing Elements (PEs) and 2 scratchpad memories.

Upfront processing

- C source code \rightarrow CGRA compiler \rightarrow Tatami blocks
- The blocks' width are W/2 or W (4 or 8 in Figure 2).
- (1): 2 memory ports at each row
- (2): 1 memory ports at each row on its left
- Performing compilation at run time is too time consuming; instead, we focus on the easier tasks that uses predefined compilation targets, called Tatami blocks.

Run time processing

Results

- 99% of the performance of the fully-flexible system.
- 13% higher performance over private CGRA accelerators.
- Fast run time configuration. Specifically, when 4 kernels are mapped among 12 kernels, the best performing floorplan is found in 0.5 microseconds.
- Floorplanning is completed in microseconds by composing Tatami blocks.
- (3): on the right half, to map a half-width Tatami block, the block using memory ports on the left (2) is rotated.
- Maximizing throughput (:= $\sum_{II} \frac{\#instr.}{II}$)

Storage savings over upfront compilation $\begin{pmatrix} 9 \\ 70000 \\ 60000 \\ 9 \\ 50000 \\ 40000 \\ 1000$

Throughput gain over dedicated CGRAs











