

# CS2100


Tutorial #10

## PIPELINING


(Prepared by: Aaron Tan)

# DATAPATH

# The Single Cycle Datapath



# Pipelined Datapath




# Pipeline Control: Grouping

- Group control signals according to pipeline stage


|        | RegDst | ALUSrc | MemTo<br>Reg | Reg<br>Write | Mem<br>Read | Mem<br>Write | Branch | ALUop |     |
|--------|--------|--------|--------------|--------------|-------------|--------------|--------|-------|-----|
|        |        |        |              |              |             |              |        | op1   | op0 |
| R-type | 1      | 0      | 0            | 1            | 0           | 0            | 0      | 1     | 0   |
| lw     | 0      | 1      | 1            | 1            | 1           | 0            | 0      | 0     | 0   |
| sw     | X      | 1      | X            | 0            | 0           | 1            | 0      | 0     | 0   |
| beq    | X      | 0      | X            | 0            | 0           | 0            | 1      | 0     | 1   |

|        | EX Stage |        |       |     | MEM Stage   |              |        | WB Stage     |              |
|--------|----------|--------|-------|-----|-------------|--------------|--------|--------------|--------------|
|        | RegDst   | ALUSrc | ALUop |     | Mem<br>Read | Mem<br>Write | Branch | MemTo<br>Reg | Reg<br>Write |
|        |          |        | op1   | op0 |             |              |        |              |              |
| R-type | 1        | 0      | 1     | 0   | 0           | 0            | 0      | 0            | 1            |
| lw     | 0        | 1      | 0     | 0   | 1           | 0            | 0      | 1            | 1            |
| sw     | X        | 1      | 0     | 0   | 0           | 1            | 0      | X            | 0            |
| beq    | X        | 0      | 0     | 1   | 0           | 0            | 1      | X            | 0            |

# QUESTION 1




`sub $1, $2, $3`



`lw $6, 4($7)`

`sub $1, $2, $3`






`beq $4, $5, L2`

`lw $6, 4($7)`


`sub $1, $2, $3`




`beq $4, $5, L2`

`lw $6, 4($7)`


`sub $1, $2, $3`



`beq $4, $5, L2`      `lw $6, 4($7)`  
 Tutorial 10




beq \$4, \$5, L2




# QUESTION 2

# Datapath With Forwarding



add \$1, \$2, \$3

# Datapath With Forwarding




add \$1, \$1, \$3

add \$1, \$2, \$3



# Datapath With Forwarding




add \$1, \$1, \$1


add \$1, \$1, \$3

add \$1, \$2, \$3

# Datapath With Forwarding




# Datapath With Forwarding



`add $1, $1, $1`    `add $1, $1, $3`

# QUESTION 3

**Datapath  
With Forwarding**




PC= 0x100

PC= 0x104

0x00430820

add \$1, \$2, \$3


# Datapath With Forwarding



`lw $1, 0($1)`

`add $1, $2, $3`

# Datapath With Forwarding




`add $1, $1, $1`

`lw $1, 0($1)`

`add $1, $2, $3`

# Datapath With Forwarding



add \$3, \$2, \$1


add \$1, \$1, \$1

lw \$1, 0(\$1)

add \$1, \$2, \$3



**Datapath  
With Forwarding**




`add $3, $2, $1`

`add $1, $1, $1`


`NOP!`

`lw $1, 0($1)`

# Datapath With Forwarding




# Datapath With Forwarding




# QUESTION 4

# Q4a



# Q4b

If taken



There is no cycle difference between taken and not taken coz the 2 cycle delay for lw-beq dependency (with the beq being resolved in ID stage) gave enough time for the PC to be changed to the target.

Target execution starts at CC7 later with a new PC.

**END OF FILE**